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In today's state-of-the-art VLSI technology, binary number system has 
been the choice for designing digital subsystems. Although technology 
development has made down scaling of devices possible, which in turn has 
resulted in a remarkable increase in density and functionality of VLSI 
systems, there are also significant drawbacks associated to the 
conventional binary number based system implementations. 
As the number of devices in VLSI circuits increases to billion of transistors 
in a chip area of , interconnection between the active devices both on 
chip and outside of a chip becomes considerably complicated. In a typical 
VLSI chip, about 70 percent of the chip area is occupied by 
interconnections whereas just 10 percent of the chip area is devoted to the 
devices and the remaining 20 percent is used for insulation.  
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In this situation, multiple valued logics have attracted a considerable 
attention of researchers as a solution to overcome the above mentioned 
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problem. Since fewer digits are required to represent a number in higher 
radices than in the binary number system, multiple valued logic circuits 
have the potential to minimize the number of interconnections. 
This thesis presents voltage-mode quaternary (4-valued) logic carry look- 
ahead adder design using Silicon-On-Insulator (SOI) MOSFETs. The 
choice of adder subsystem is made because addition operation is the most 
frequently used operation in a general purpose system and in application 
specific processors. Further more, the other operations like subtraction, 
multiplication and division are based on addition operation of the arithmetic 
unit. In this study, an efficient logic to realize 4-valued logic addition 
operation is proposed. The presented method is in conjunction with binary 
logic concepts and is easily developed for look-ahead logic. Following the 
proposed method has resulted in logic circuits with shorter gate depth and 
faster speed of operation as compared to what the other researchers have 
proposed.  
To meet the design requirements of the proposed low-voltage low-power 
circuits, multiple threshold voltage SOI MOSFETs are used. This choice is 
made because of their capability to operate at low power supply voltages 
and their ability to remain at the adjusted threshold voltages while 
presenting better subthreshold characteristics compared to the bulk 
MOSFETs.  
The proposed half and full adder blocks are divided into a few subblocks 
which could be considered as primitive gates. Transistor-Resistor Logic is 
used to implement each of them. Spice simulations have been performed 
on the proposed logic subblocks and their transient behaviors have been 
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studied. Finally, the propagation delay, power consumption and overall 
performance of the proposed circuits are compared with other adder 
circuits proposed by other researchers.  The presented adder circuits in this 
work have shown up to 58% reduction in critical propagation delay and 
20% less power dissipation resulting in 64% reduction in power-delay 
product in comparison with other reported work.  When compared to the 
binary logic carry look-ahead adder using the same technology (SOI), 
54.39% improvement in power dissipation was achieved. 
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Dalam teknologi VLSI terkini, sistem nombor perduaan perupakan pilihan 
untuk merekabentuk sub-sistem digital. Walanpun pembangunan teknologi 
telah memungkinkan penskalaan peranti dan seterusnya telah 
menghasilkan satu penambahan yang luar biasa dalam aspek kepadatan 
dan kefungsian sistem VLSI, namun terdapat kelemahan yang ketara 
mengenai pelaksanaan sistem yang berorientasikan nombor perduaan 
yang konvensional. 
 
Dengan bilangan peranti dalam litar VLSI bertambah kepada bilion 
transistor dalam satu kawasan cip yang saiznya dalam , sambungan 
antara peranti aktif samada yang berada di dalam atau di luar cip menjadi 
sangat rumit. Dalam cip VLSI yang biasa, lebih kurang 70 peratus daripada 
kawasan cip adalah diliputi oleh rantaian sambungan, hanya 10 peratus 
2mm
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daripada kawasan cip terdiri daripada peranti dan 20 peratus lagi 
digunakan untuk penebatan. 
 
Dalam situasi ini, logik berbilang nilai telah menarik perhatian para 
penyelidik sebagai salah satu penyelesaian untuk mengatasi masalah 
tersebut. Memandangkan beberapa digit diperlukan untuk mewakili satu 
nombor dalam radiks yang lebih tinggi berbanding dengan sistem nombor 
perduaan, logik berbilang nilai mempunyai potensi untuk mengurangkan 
bilangan rantaian sambungan. 
 
Tesis ini membentangkan struktur logik penambah pembawa pandang-
depan mod voltan perempatan (4 nilai) dengan menggunakan Silikon-Atas-
Penebat (SOI). Subsistem penambah ini dipilih sebab operasi tambah 
merupakan operasi yang paling kerap digunakan dalam sistem gunaan 
umum dan juga dalam aplikasi pemproses khusus. Tambahan lagi, 
operasi-operasi yang lain seperti tolak, darab dan bahagi adalah 
berasaskan operasi tambah. Dalam kajian ini, logik yang efisyen untuk 
merealisasikan operasi tambah 4-nilai telah dicadangkan. Kaedah yang 
dibentangkan adalah selari dengan konsep logik perduaan dan ianya 
mudah dibangunkan untuk logik pandang-depan. Menggunakan kaedah 
tersebut, litar  logik dengan kedalaman get yang lebih cetek dan kelajuan 
operasi yang lebih cepat telah dihasilkan berbanding dengan apa yang 
telah dibentangkan oleh penyelidik-penyelidik yang lain.  
Untuk memenuhi syarat-syarat rekabentuk litar dengan voltan dan kuasa 
rendah, SOI MOSFET dengan voltan ambang berbilang digunakan. Pilihan 
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ini dibuat disebabkan keupayaan mereka untuk beroperasi pada bekalan 
voltan rendah dan berada tetap pada voltan ambang yang diselaraskan 
serta mempunyai ciri-ciri sub-ambang yang lebih baik berbanding dengan 
MOSFET pukal. 
Blok penambah separuh dan penuh yang dicadangkan dibahagi kepada 
beberapa sub-blok yang boleh dianggap sebagai get primitif. Logik 
Transistor-Perintang digunakan bagi merealisasikan setiap daripada 
mereka. Simulasi telah dilaksanakan pada sub-blok bagi logik yang 
dicadangkan dan kelakuan seketika mereka telah dikaji. Akhir sekali, 
tempoh lengah perambatan, penggunaan kuasa dan prestasi keseluruhan 
litar yang dicadangkan dibandingkan dengan hasil kajian penyelidik yang 
lain. Litar penambah dalam kajian ini menunjukkan penurunan lambatan 
perambatan kritikal sehingga 58% dan pelepasan kuasa sebanyak 20% 
menghasilkan 64% penurunan hasil darab kuasa-lambatan dibandingkan 
dengan hasil kajian yang lain. Apabila dibandingkan dengan penambah 
penbawa pandang-depan logik perduaan menggunakan teknologi yang 
sama (SOI), 54.39% penambah baikan dalam pelepasan kuasa dapat 
dicapai.  
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CHAPTER 1 
INTRODUCTION 
 
The remarkable increase in the density of Very Large Scale Integrated 
(VLSI) circuits is the result of advanced Integrated Circuits (IC) fabrication 
processes and the development of automated design tools. As the number 
of devices accommodated on VLSI chips increases, many problems also 
arise. For instance, the interconnection between devices inside and outside 
a chip becomes significantly complicated and the area occupied by 
interconnections increases in haste. Aggressive interconnect scaling 
following Moore's law introduces many challenges in integration, 
performance and reliability. Inappropriate routing results in a larger chip 
size and cause timing and cross-talk problems. In deep submicron designs 
these problems are of outstanding importance.  
The partial solutions to this problem in today's VLSI circuits are to use 
several metal layers, flip-chips and other methods. Although improvement 
in metal stack material have enabled industry to reduce interconnect 
resistance in narrow lines and at the same time changes in interlayer 
dielectric (ILD) material have lowered the line to line capacitance resulting 
in Resistor-Capacitor (RC) delay improvement and thus interconnect power 
consumption, however, deep submicron technology introduces formidable 
integration and reliability challenges such as higher narrow Cu line 
resistivity, higher current density and inferior thermo-mechanical properties 
which must be overcome.  
It is well known that the binary number system is the leading choice for 
conventional voltage-mode design of digital systems [21]. However, in a 
typical binary number system based VLSI circuit about 70 percent of chip 
area is occupied by interconnections which occupy a large portion of 
physical area even when it is not in use [11, 22]. Therefore the 
interconnections will be more efficient if several levels of logic are injected 
into a single wire, as in multiple valued logics. Dissimilar to binary logic, 
multiple valued logics require more than two discrete levels of logic signals 
and allow more than two logical concepts to exist in a logic system. Thus, 
the direct benefit of such logics is the improved overall information 
efficiency. It is because each r-valued signal can carry  times more 
information than a binary signal does. As a result the routing area is 
reduced on a logarithmic scale- -as r increases. This reduction in 
number of interconnections and area of a chip is understood by referring to 
Figure 1.1. As can be seen, the routing area of a 4-valued logic design is 
two times smaller than the corresponding binary logic system. 
2log r
r 2log
The choice of the most favorable logic radix in term of implementation cost 
has been also studied by some researchers. According to S. L. Hurst [27], 
the circuit implementation cost is decreasing with increasing logic radix and 
according to C.M. Allen and D. Gioven [28], the optimal radix is greater 
than Euler constant, . Since in practice the radix r is an integer, it 
comprehends that the more advantageous radix must be at least 3 or in 
other words ternary logic. On the other hand conversion with binary is most 
efficient if special radices are chosen in such a way that no information is 
lost or left unused [11]. 
2.7e ≈
2 
 
 Figure1.1: Reduced interconnection area by use of higher radices 
 
These radices are the exact power of two, that are , for n=1, 2, etc.  
Although higher radices give the possibility of more information per bit, 
nevertheless, technology restrictions limit the value of r. Regardless of the 
use of current-mode or voltage-mode approaches, the most practical 
choice of radix particularly for voltage-mode circuits is r=4.  
2n
In spite of the advantages of current-mode circuits to realize arithmetic 
functions, however their relatively large power consumption, their 
associated peripheral circuits and way of communicating with voltage 
signals retain as their significant drawback. In contrast, voltage-mode 
circuits are not suffering such problems and voltage-mode multiple valued 
logics designs have been made for commercial purposes. In 1997, Intel 
unveiled the first two bit /cell Strata Flash memory device based on their 
multiple levels per cell technology [33].  
3 
 
In summary, the main reason for using multiple valued logics designs in 
VLSI circuits is that the higher radices designs use the chip area more 
efficiently through the increase in functionality and the reduction in the 
number of wirings. This reduction in the number of interconnections 
requires fewer pins on IC packages and therefore reduced routing 
complexity.  
 
1.1 RESEARCH MOTIVATIONS 
Despite the above mentioned advantages of multiple valued logics designs, 
today's digital designs are still dominated by binary logic. Exploring the 
voltage-mode multiple valued logics designs reveals that there are 
problems making the development of multiple valued logics slow down and 
hindering them from growth. For instance, inefficient logics proposed to 
realize such functions, low noise margin, signal degradation, large circuits 
and other issues. Thus it has been difficult to convince digital system 
designers to replace multiple valued logics modules in data processing 
systems before these problems are overcome.  
One of the fundamental operations in digital processing systems is addition 
operation.  Addition is the most frequently used operation in processors 
and many VLSI designs. Moreover, since the other arithmetic operations 
such as subtraction, multiplication and division usually rely on addition 
operation, adders are seen as obligatory part of the arithmetic units. 
Addition is also a very crucial operation because it usually involves a carry 
ripple step which must propagate a carry signal from less significant bits to 
more significant bits resulting in a substantial circuit delay [22]. Hence the 
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adder lies in the critical delay path determining the system overall speed. 
On the other hand, reducing the power consumption of designed adders 
has come to prominence in recent times due to the increasing popularity of 
portable computing and communication systems. Therefore designing 
efficient adders has always been challenging. Different types of adders 
have been designed to address the speed and power dissipation and 
between them, carry look-ahead adder (CLA) is well known as a fast one  
because of concomitantly generating the carries by the means of look-
ahead logic [22, 24]. Although diversity of designing multiple valued logics 
circuits covers a large spectrum but in particular, quite a few approaches 
for implementing voltage-mode adders were made.  
The most significant reason for slow development of multiple valued logics 
designs is inefficiency of the proposed logics for realizing multiple valued 
logics functions. In fact, the logic itself is restricted by technology limitations 
and the choice of circuit family.  The proposed logics to realize voltage-
mode multiple valued logics functions have resulted into bulky circuits [5, 6, 
8, 10] having relatively large delays and power dissipations. The larger 
circuits originate from the proposed logics to implement multiple valued 
operators used in such circuits. Since implementing just a few primitive 
gates have been possible in some approaches, excess operations are 
required to do a particular task. This problem in addition to the barriers of 
reducing supply voltages, are the reasons for large power dissipation. 
The overall performance of the voltage-mode multiple valued logics circuits 
can be tackled from three levels: logic level, circuit level and device level. 
This thesis aims a novel logic for implementing addition operation at logic 
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